185 lines
6.1 KiB
Markdown
185 lines
6.1 KiB
Markdown
|
;; Scheduling description for Motorola PowerPC 750 and PowerPC 7400 processors.
|
||
|
|
;; Copyright (C) 2003, 2004, 2007, 2009 Free Software Foundation, Inc.
|
||
|
|
;;
|
||
|
|
;; This file is part of GCC.
|
||
|
|
|
||
|
|
;; GCC is free software; you can redistribute it and/or modify it
|
||
|
|
;; under the terms of the GNU General Public License as published
|
||
|
|
;; by the Free Software Foundation; either version 3, or (at your
|
||
|
|
;; option) any later version.
|
||
|
|
|
||
|
|
;; GCC is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
||
|
|
;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
||
|
|
;; License for more details.
|
||
|
|
|
||
|
|
;; You should have received a copy of the GNU General Public License
|
||
|
|
;; along with GCC; see the file COPYING3. If not see
|
||
|
|
;; <http://www.gnu.org/licenses/>.
|
||
|
|
|
||
|
|
(define_automaton "ppc7xx,ppc7xxfp")
|
||
|
|
(define_cpu_unit "iu1_7xx,iu2_7xx" "ppc7xx")
|
||
|
|
(define_cpu_unit "fpu_7xx" "ppc7xxfp")
|
||
|
|
(define_cpu_unit "lsu_7xx,bpu_7xx,sru_7xx" "ppc7xx")
|
||
|
|
(define_cpu_unit "du1_7xx,du2_7xx" "ppc7xx")
|
||
|
|
(define_cpu_unit "veccmplx_7xx,vecperm_7xx,vdu_7xx" "ppc7xx")
|
||
|
|
|
||
|
|
;; PPC740/PPC750/PPC7400 32-bit 2xIU, LSU, SRU, FPU, BPU
|
||
|
|
;; IU1 can perform all integer operations
|
||
|
|
;; IU2 can perform all integer operations except imul and idiv
|
||
|
|
;; LSU 2 stage pipelined
|
||
|
|
;; FPU 3 stage pipelined
|
||
|
|
;; Max issue 3 insns/clock cycle (includes 1 branch)
|
||
|
|
;; In-order execution
|
||
|
|
|
||
|
|
|
||
|
|
;; The PPC750 user's manual recommends that to reduce branch mispredictions,
|
||
|
|
;; the insn that sets CR bits should be separated from the branch insn
|
||
|
|
;; that evaluates them. There is no advantage have more than 10 cycles
|
||
|
|
;; of separation.
|
||
|
|
;; This could be artificially achieved by exaggerating the latency of
|
||
|
|
;; compare insns but at the expense of a poorer schedule.
|
||
|
|
|
||
|
|
;; Branches go straight to the BPU. All other insns are handled
|
||
|
|
;; by a dispatch unit which can issue a max of 2 insns per cycle.
|
||
|
|
(define_reservation "ppc750_du" "du1_7xx|du2_7xx")
|
||
|
|
(define_reservation "ppc7400_vec_du" "vdu_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-load" 2
|
||
|
|
(and (eq_attr "type" "load,load_ext,load_ext_u,load_ext_ux,\
|
||
|
|
load_ux,load_u,fpload,fpload_ux,fpload_u,\
|
||
|
|
vecload,load_l")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,lsu_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-store" 2
|
||
|
|
(and (eq_attr "type" "store,store_ux,store_u,\
|
||
|
|
fpstore,fpstore_ux,fpstore_u,vecstore")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,lsu_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-storec" 8
|
||
|
|
(and (eq_attr "type" "store_c")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,lsu_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-integer" 1
|
||
|
|
(and (eq_attr "type" "integer,insert_word,insert_dword,shift,\
|
||
|
|
trap,var_shift_rotate,cntlz,exts,isel")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx|iu2_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-two" 1
|
||
|
|
(and (eq_attr "type" "two")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx|iu2_7xx,iu1_7xx|iu2_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-three" 1
|
||
|
|
(and (eq_attr "type" "three")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx|iu2_7xx,iu1_7xx|iu2_7xx,iu1_7xx|iu2_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-imul" 4
|
||
|
|
(and (eq_attr "type" "imul,imul_compare")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx*4")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-imul2" 3
|
||
|
|
(and (eq_attr "type" "imul2")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx*2")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-imul3" 2
|
||
|
|
(and (eq_attr "type" "imul3")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-idiv" 19
|
||
|
|
(and (eq_attr "type" "idiv")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx*19")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-compare" 2
|
||
|
|
(and (eq_attr "type" "cmp,fast_compare,compare,delayed_compare,\
|
||
|
|
var_delayed_compare")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,(iu1_7xx|iu2_7xx)")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-fpcompare" 2
|
||
|
|
(and (eq_attr "type" "fpcompare")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,fpu_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-fp" 3
|
||
|
|
(and (eq_attr "type" "fp")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,fpu_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-dmul" 4
|
||
|
|
(and (eq_attr "type" "dmul")
|
||
|
|
(eq_attr "cpu" "ppc750"))
|
||
|
|
"ppc750_du,fpu_7xx*2")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc7400-dmul" 3
|
||
|
|
(and (eq_attr "type" "dmul")
|
||
|
|
(eq_attr "cpu" "ppc7400"))
|
||
|
|
"ppc750_du,fpu_7xx")
|
||
|
|
|
||
|
|
; Divides are not pipelined
|
||
|
|
(define_insn_reservation "ppc750-sdiv" 17
|
||
|
|
(and (eq_attr "type" "sdiv")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,fpu_7xx*17")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-ddiv" 31
|
||
|
|
(and (eq_attr "type" "ddiv")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,fpu_7xx*31")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-mfcr" 2
|
||
|
|
(and (eq_attr "type" "mfcr,mtcr")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"ppc750_du,iu1_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-crlogical" 3
|
||
|
|
(and (eq_attr "type" "cr_logical,delayed_cr")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"nothing,sru_7xx*2")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-mtjmpr" 2
|
||
|
|
(and (eq_attr "type" "mtjmpr,isync,sync")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"nothing,sru_7xx*2")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-mfjmpr" 3
|
||
|
|
(and (eq_attr "type" "mfjmpr")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"nothing,sru_7xx*2")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc750-jmpreg" 1
|
||
|
|
(and (eq_attr "type" "jmpreg,branch,isync")
|
||
|
|
(eq_attr "cpu" "ppc750,ppc7400"))
|
||
|
|
"nothing,bpu_7xx")
|
||
|
|
|
||
|
|
;; Altivec
|
||
|
|
(define_insn_reservation "ppc7400-vecsimple" 1
|
||
|
|
(and (eq_attr "type" "vecsimple,veccmp")
|
||
|
|
(eq_attr "cpu" "ppc7400"))
|
||
|
|
"ppc750_du,ppc7400_vec_du,veccmplx_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc7400-veccomplex" 4
|
||
|
|
(and (eq_attr "type" "veccomplex")
|
||
|
|
(eq_attr "cpu" "ppc7400"))
|
||
|
|
"ppc750_du,ppc7400_vec_du,veccmplx_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc7400-vecfloat" 4
|
||
|
|
(and (eq_attr "type" "vecfloat")
|
||
|
|
(eq_attr "cpu" "ppc7400"))
|
||
|
|
"ppc750_du,ppc7400_vec_du,veccmplx_7xx")
|
||
|
|
|
||
|
|
(define_insn_reservation "ppc7400-vecperm" 2
|
||
|
|
(and (eq_attr "type" "vecperm")
|
||
|
|
(eq_attr "cpu" "ppc7400"))
|
||
|
|
"ppc750_du,ppc7400_vec_du,vecperm_7xx")
|
||
|
|
|