[commtech] Fix cache line size
Cache line size in current processors (at least the one used for tests: cerclon) is 64 bytes, not 128. Thus modifying the declaration in commtech.h
This commit is contained in:
parent
c3aad28ad5
commit
aef40ff651
|
@ -1,7 +1,7 @@
|
|||
#ifndef _COMMTECH_H_
|
||||
#define _COMMTECH_H_ 1
|
||||
|
||||
#define CACHE_LINE_SIZE 128
|
||||
#define CACHE_LINE_SIZE 64
|
||||
#define BUF_SIZE CACHE_LINE_SIZE
|
||||
|
||||
#define likely(x) __builtin_expect(!!(x), 1)
|
||||
|
|
Loading…
Reference in New Issue